

Notice of References Cited	Application/Control No. 10/689,114	Applicant(s)/Patent Under Reexamination HURAS ET AL.	
	Examiner Qing Chen	Art Unit 2191	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,834,386 B1	12-2004	Douceur et al.	718/107
*	B	US-7,086,059 B2	08-2006	Remer et al.	718/103
*	C	US-7,093,253 B2	08-2006	Beghtel et al.	718/102
*	D	US-7,137,019 B2	11-2006	Hellerstein et al.	713/323
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Das, Samir R., "Estimating the Cost of Throttled Execution in Time Warp," 1996, IEEE, pg. 186-189.
	V	Tay et al., "Speculative Parallel Simulation with an Adaptive Throttle Scheme," 1997, IEEE, pg. 116-123.
	W	Baniasadi et al., "Instruction Flow-Based Front-End Throttling for Power-Aware High-Performance Processors," 2001, ACM, pg. 27-32.
	X	Ryu et al., "Efficient Network and I/O Throttling for Fine-Grain Cycle Stealing," 2001, ACM, pg. 2-22.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.